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Some prototype parts of a digital beam-
forming (DBF) receiver that would oper-
ate at multigigahertz carrier frequencies
have been developed. The beam-forming
algorithm in a DBF receiver processes sig-
nals from multiple antenna elements
with appropriate time delays and weight-
ing factors chosen to enhance the recep-
tion of signals from a specific direction
while suppressing signals from other di-
rections. Such a receiver would be used
in the directional reception of weak wide-
band signals — for example, spread-spec-
trum signals from a low-power transmit-
ter on an Earth-orbiting spacecraft or
other distant source.
The prototype parts include supercon-
ducting components on integrated-cir-
cuit chips, and a multichip module
(MCM), within which the chips are to be
packaged and connected via special
inter-chip-communication circuits. The
design and the underlying principle of
operation are based on the use of the
rapid single-flux quantum (RSFQ) family
of logic circuits to obtain the required
processing speed and signal-to-noise
ratio. RSFQ circuits are superconducting
circuits that exploit the Josephson effect.
They are well suited for this application,
having been proven to perform well in
some circuits at frequencies above 100
GHz. In order to maintain the supercon-
ductivity needed for proper functioning
of the RSFQ circuits, the MCM must be
kept in a cryogenic environment during
operation.
The DBF and cryogenic aspects of the
receiver design make it possible to over-
come the limitations of both (1) the in-
herently narrow-band nature of analog
beam-forming circuits in which the dif-
ferential time delays needed for beam
forming (including beam steering) are
implemented via phase shifts and (2) the
relatively slow speeds of room-tempera-
ture digital signal processors. A typical
fully developed DBF receiver would have
to contain more than two input-signal-
processing channels for effectiveness in
beam forming. For demonstrating feasi-
bility at the present early stage of devel-
opment, the prototype MCM is designed
to accommodate two input-signal-pro-
cessing channels.
The complete two-channel MCM
would contain five chips: two analog-to-
digital converter (ADC) chips, two multi-
plier chips, and an adder/driver chip
(see figure). The ADC in each channel is
designed to digitize the incoming signal
to two bits at a sampling rate of 10 GS/s.
The ADC chip includes a digital mixer
and anti-aliasing filters that shift the sig-
nal frequency down to a bandwidth of
2.5 GHz and separate the signal into in-
phase (I) and quadrature (Q) compo-
nents. The multiplier in each channel is
designed to introduce weighting and
delay factors for steering. The adder por-
tions of the adder/driver chip are de-
signed to combine the I and Q signal
components from the two channels. The
driver portion is needed to amplify the
outputs of the adders to avoid errors that
could otherwise occur if one were to cou-
ple the low-level adder outputs directly to
external room-temperature circuits.
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Prototype Parts of a Digital Beam-Forming Wide-Band Receiver
RSFQ circuits are used for digital processing at multigigahertz rates.
John H. Glenn Research Center, Cleveland, Ohio
Five Chips in a Multichip Module would perform various digital signal-processing functions for a two-
channel DBF receiver. The blocks marked “C2S,” “S2C,” and “SBG” perform conversions between com-
plementary and signed-binary representations of numbers, as needed because the filter and adder cir-
cuits work best in complementary code, while the multipliers work best in signed binary code.
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High-Voltage Droplet Dispenser
Individual droplets are released on command.
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An apparatus that is extremely effective
in dispensing a wide range of droplets has
been developed. This droplet dispenser is
unique in that it utilizes a droplet bias
voltage, as well as an ionization pulse, to
release a droplet. Apparatuses that de-
ploy individual droplets have been used
in many applications, including, notably,
study of combustion of liquid fuels. Ex-
periments on isolated droplets are useful
in that they enable the study of droplet
phenomena under well-controlled and
simplified conditions.
In this apparatus, a syringe dispenses a
known value of liquid, which emerges
from, and hangs onto, the outer end of
a flat-tipped, stainless steel needle.
Somewhat below the needle tip and
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